Abstract-This paper presents a dual-path nonuniform blocker tolerant wideband receiver that employs digital harmonic rejection to suppress local oscillator (LO) harmonic interferers. The proposed receiver performs harmonic rejection of any LO harmonic including seventh and ninth using only four uniformly spaced clocks each with 25% duty cycle. An adaptive minimum mean-squared error (MMSE) harmonic rejection equalizer is developed that minimizes the desired signal distortion in the mean-squared error sense in the presence of harmonic interferers and the correlated noise between the two paths. The chip prototype is fabricated in 130 nm CMOS process and achieved harmonic rejection ratio (HRR) >75 dB for LO harmonic interferers up to the measured 11th harmonic. The 3.1 dB noise figure (NF) at 1 GHz frequency, 14.5 dBm out-of-band third-order intermodulation intercept point (OBIIP3) at 80 MHz offset from 1 GHz and higher than 10 dB return loss in the frequency range of 100-1450 MHz is measured for the proposed receiver.
I. INTRODUCTION

M
ODERN wideband wireless radios need to support multiple communication standards that operate in different frequency bands while being highly integrated. The surface acoustic wave (SAW)-less wideband receiver is a promising candidate for such a radio and has been the source of significant recent research. A potential drawback of the SAW-less wideband receiver is that the absence of a narrowband filter at the receiver input causes interferers located at the local oscillator (LO) harmonics to also downconvert to the baseband along with the desired signal. Although these "LO interferers" experience smaller conversion gains than the desired signal, the resulting interference distortion can be significant as they can be orders of magnitude stronger. An example of harmonic mixing in a wideband receiver is illustrated in Fig. 1 , where a strong interferer is located in the fifth LO harmonic. As the LO spectrum contains all odd LO harmonics, any interferer located near the LO harmonics folds on top of the desired signal at the baseband.
A common approach for improving the LO interferer resilience is the use of harmonic rejection mixers (HRMs) [1] - [6] . In this approach, sine wave multiplication is approximated using multiple paths driven by different LO phases. Their outputs are appropriately scaled and then summed at the baseband to cancel the LO interferers. Not all LO harmonics, however, can be suppressed by the analog HRM. For example, when eight phases are employed, seventh and ninth harmonics cannot be rejected. Furthermore, the achievable harmonic rejection ratio (HRR) is very sensitive to gain and phase mismatches, limiting the achievable HRR to less than 45 dB in practice [7] , [8] .
Techniques reported in the literature to improve HRR in analog HRMs include the use of two-stage harmonic weighting [4] and mismatch calibration [9] , [10] . Two-stage analog HRM reduces sensitivity to gain errors but not phase mismatches, which are often the dominant source of HRR degradation. Although mismatch calibration techniques can be effective, maintaining high levels of HRR across all operating conditions could be challenging, especially if the receiver needs to operate in different frequency bands as required in many modern receivers.
Robust harmonic rejection can be achieved by employing digital compensation techniques at the cost of increased number of analog-to-digital converters (ADCs) [7] , [11] , [12] . A general mathematical framework for the LO interferer distortion in polyphase mixers is presented in [11] , where a minimum mean-squared error (MMSE) equalizer for harmonic distortion is derived. In [13] , the limitations of employing equally spaced LO phases are discussed and the use of nonuniformly spaced multiphase mixers is proposed. As noted in [13] , eight multiphase mixers have sufficient degrees of freedom to completely null one harmonic interferer regardless of its location. The uniformly spaced 8-phase mixers represent a special case where two harmonic interferers can be concurrently suppressed (i.e., third and fifth) at the expense of not being able to attenuate the seventh or ninth harmonic. The MMSE equalizer in [11] and [13] minimizes the signal distortion in the MMSE sense regardless of the number of harmonic interferers and LO phase mismatches.
This paper presents a dual-path 4-phase receiver that effectively behaves as a nonuniformly spaced 8-phase receiver. As such, the proposed receiver can suppress any of the higher LO interferer including seventh and ninth. Unlike the conventional 8-phase receiver, the noise among the paths is correlated, which can be exploited to improve the receiver noise figure (NF). A digital MMSE equalizer seamlessly accounts for the correlated noise as well as the harmonic interferers to achieve both high HRR and low NF. As the proposed receiver consists of two 4-phase receive chains, it has sufficient degrees of freedom to suppress one LO harmonic interferer. If multiple LO harmonics need to be suppressed concurrently, more receive chains are required to provide additional degrees of freedom [13] .
This paper is an expanded version of [14] , which was presented at RFIC 2016. The primary difference from [14] is the inclusion of a thorough comparison with conventional 8-phase receiver, none of which is discussed in [14] . A detailed motivation for employing digital equalizers and its limitations are also included. Finally, additional circuit details and measurement results are presented in this paper.
The organization of this paper is as follows. In Section II, the proposed 4-phase dual-path nonuniform topology is introduced and its performance compared with conventional 8-phase topology. The motivation for employing the digital equalizer and the framework for estimating the MMSE equalizer is discussed in Section III. Section IV describes the design of the proposed receiver. The measurement results are presented in Section V, and conclusions are drawn in Section VI.
II. PROPOSED RECEIVER TOPOLOGY
A block diagram of the popular 8-phase mixer-first receiver is shown in Fig. 2(a) . It uses eight passive mixers each driven by non-overlapping multiphase clocks that are separated by 45°[see Fig. 3(a) ]. The frequency translation property of the baseband impedance to the RF node is used to perform input matching as well as filtering at the RF node with a tunable center frequency set by the LO.
The proposed receiver is similar to the conventional 8-phase mixer-first receiver except that the eight polyphase paths are split into two groups using a buffer as shown in Fig. 2(b) . The resulting architecture consists of a primary 4-phase mixer-first path and a secondary 4-phase path isolated from the primary path by a buffer. The primary path enables matching and filtering at the RF node, while the secondary path can be used to improve the NF and to provide the additional degrees of freedom necessary for harmonic rejection. A similar dual-path receiver architecture was presented in [8] . The primary difference is that in the proposed receiver, each path employs 4-phase 25% duty-cycle LOs for downconversion instead of the eight 12.5% duty-cycle LOs as in [8] . This difference provides greater robustness to mismatches while reducing the operating frequency requirements of the frequency synthesizer. Furthermore, if digital harmonic rejection were to be performed, only four ADCs would be required instead of eight. By exploiting the noise correlation between the two paths, both architectures can achieve low NF, unlike the conventional 8-phase mixer-first receiver. In [8] , each path performs harmonic rejection independently then combines the two outputs to cancel the correlated noise. In the proposed approach, noise cancellation and harmonic rejection occur concurrently using the MMSE equalizer in the digital domain. Denote the phase offset between the primary and secondary paths in the proposed receiver by φ, as shown in Fig. 3(b) . Assume for ease of explanation that the buffer is ideal with no delay. Then, when φ = 0°, the two paths are identical, and as such, the receiver behaves effectively as a 4-phase receiver without the ability to suppress any of the LO harmonic interferers. By contrast, if φ = 45°, the proposed receiver is effectively a uniformly spaced 8-phase receiver but with twice as wide LO duty cycle and with attendant benefits as noted earlier. For other phase offsets, the proposed receiver is a nonuniformly spaced receiver. In practice, the phase delay of the buffer causes the proposed receiver to behave as a nonuniformly spaced receiver regardless of φ, as discussed in subsequent sections.
In this section, we list the advantages of the proposed topology compared with those of the conventional 8-phase topology in terms of harmonic rejection sensitivity, LO generation complexity, and NF.
A. Harmonic Rejection
HRMs are sensitive to gain and phase mismatches among the polyphase paths. To make a fair comparison between the proposed receiver and the conventional 8-phase receiver, assume φ = 45°, ideal buffer with no delay, and baseband weighting coefficients of 1, √ 2, 1. Then, the only difference between the two receivers is that the duty cycle of the proposed receiver is twice as wide as that of the conventional 8-phase receiver. In Fig. 4 , the HRR of the third harmonic is plotted as a function of phase mismatch when the gain mismatch is 0.2%. For the both receivers, only one polyphase path among eight is assumed to suffer from gain and phase mismatches. Although not evident from Fig. 4 , the dual-path 4-phase topology outperforms the conventional 8-phase topology by exactly 7.65 dB for all phase offsets.
This improvement of 7.65 dB using the proposed receiver can be attributed to the reduced conversion gain of the third LO harmonic relative to the first in each polyphase path when the duty cycle is doubled to 25%. As the third harmonic power is reduced in the proposed receiver, the amount of folding to the baseband due to mismatches is also correspondingly reduced, resulting in improved HRR values. To quantify this improvement, denote the conversion gain in a single polyphase path of the mth LO harmonic (CG[m]) relative to the first of an M-phase receiver as CG(m), which can be shown to be
where M = 8 for the conventional 8-phase receiver and M = 4 for the proposed 4-phase dual-path receiver. CG(m) in (1) is plotted in Fig. 5 as a function of different harmonic orders for both receivers. As shown in Fig. 5 , the proposed 4-phase dualpath receiver enjoys a 7.65 dB additional harmonic attenuation compared with the 8-phase receiver at rejectable LO harmonics of third, fifth, eleventh, and so on. This improvement in CG(m) of 7.65 dB is exactly the HRR improvement in Fig. 4 , suggesting that the improved harmonic rejection sensitivity in the proposed 4-phase dual-path receiver is due to the widened duty cycle of each polyphase path.
B. Frequency Synthesizer Complexity
One of the challenges of designing an M-phase mixerfirst receiver is the need to generate accurate multiphase clocks. A common approach to multiphase clock generation is to appropriately divide the frequency synthesizer output. For an M-phase receiver, which requires generation of M non-overlapping LOs each with a duty cycle of 1/M, the frequency synthesizer needs to operate at M/2 times the LO mixer frequency. As the proposed receiver requires four phases, the frequency synthesizer operates at only half the frequency of the conventional 8-phase receivers. As a result, the power consumption of the frequency synthesizer and the dividers of the proposed receiver is correspondingly reduced. The phase offset φ between the two paths in the proposed receiver does not introduce any additional complexity as it can be set arbitrarily as shown in Section V.
C. Noise Figure
An important drawback of the mixer-first architecture is its high NF. The NF of an 8-phase mixer-first receiver including baseband amplifiers can be derived based on the linear time invariant (LTI) model given in [8] , [15] and shown to be
where V 2 n op and V 2 n R s represent the equivalent baseband operational amplifier (op-amp) and source resistance noise, respectively, R s is the source resistance, R sw is the mixer switch resistance, R B B is the baseband amplifier feedback resistance, and A is baseband amplifier open loop gain. As shown in [8] , the noise performance of the mixer-first receiver can be improved by adding a low-noise Gm-first secondary path to cancel the noise in the primary mixer-first path. The secondary path provides in theory complete cancellation of baseband amplifier noise and partial cancellation of switch noise with the residual switch noise made sufficiently negligible as shown in [16] . Therefore, the 4-phase dual-path NF approximately becomes
where V 2 n G M is the Gm noise. As a numerical example of the NF improvement using the proposed receiver compared with the conventional mixer-first 8-phase receiver, assume typical conditions of R sw = 10 , A = 40 dB, V nop = 3 nv/ √ Hz, R B B = 350 , G M = 100 mS, and R S = 50 . Then, the NF of the 8-phase receiver is 4.33 dB, while NF of the 4-phase dual-path receiver is 2.38 dB.
III. DIGITAL MMSE EQUALIZER
Digital compensation of harmonic distortion is employed to achieve robust and high-performance harmonic rejection. As shown in Fig. 4 , HRR is extremely sensitive to gain and phase mismatches. HRR3 of an 8-phase receiver drops to less than 40 dB when one of the polyphase paths suffers from a phase mismatch of only 1.3°. As maintaining such high levels of polyphase matching across all operating conditions is difficult, the use of digital equalizers becomes attractive as they can adaptively account for these mismatches to achieve high HRR.
The use of digital equalizer for harmonic distortion is even more critical in the proposed receiver for several reasons. First, because the LO phases are not uniformly spaced, the optimal combining weights of each polyphase paths become interferer dependent. For example, the combining weights that suppress the third harmonic is different from when attenuating the fifth harmonic. Second, the buffer driving the secondary path suffers from group delays that differ depending on the harmonic frequency, resulting in equivalent phase offsets in the secondary path that is interferer dependent. Finally, when suppressing the interferers, the effects of the correlated noise between the primary and secondary paths must be accounted for to ensure low NF. These requirements necessitate the use of digital equalizers as designing such adaptive analog combiners would be difficult.
In this section, we provide a brief background of the geometric framework used to derive the MMSE harmonic equalizer [11] , [13] for the proposed 4-phase dual-path receiver.
A. System Model
In the proposed receiver, the received RF signal is mixed by eight LO phases (or four equivalent differential phases) to produce four ADC outputs. Denote the differential LO phases by {θ 1 , θ 2 , θ 3 , θ 4 } and gain values by {γ 1 , γ 2 , γ 3 , γ 4 }. These coefficients include the effects of phase and gain mismatches, respectively. The baseband signal in the mth sample of the lth differential polyphase path, where l = 1, 2, 3, or 4, is given by
where x k [m] is the baseband equivalent complex signal centered at the kth LO harmonic, n l [m] is the circuit noise in the lth differential polyphase path, and α k is the gain of the kth LO harmonic. We assume that the dc noise due to selfmixing is negligible and/or removed using standard techniques (e.g., highpass filters). The sample index m is subsequently omitted for notational simplicity (except when necessary for clarity). The sampled output of the proposed receiver can be represented in vector form as
where 
B. Multiuser Detection Perspective
The harmonic interferer can be viewed as interference in a multiuser detection (MUD) problem [17] or in array processing [18] . When viewed in the MUD framework, a 1 To gain better insight of the MUD framework and the requirements of the equalizer, we provide a simplified geometric perspective assuming a two-dimensional system with real signature vectors and signals. In Fig. 6(a) , the fundamental frequency signature vector s 1 is scaled by the desired signal a 1 and signature vectors for the third and fifth harmonics s 3 and s 5 are scaled by the third and fifth harmonic interferers a 3 and a 5 , respectively. For the conventional 8-phase HRM where LO phases are separated by 45°and gains scaled by 1, √ 2, 1, the equivalent equalizer vector, denoted by h ana , can be viewed in this simplified geometric model as being aligned to s 1 and orthogonal to s 3 and s 5 . Since the equalizer output is the dot product of h ana with all the signature vectors, a 3 s 3 and a 5 s 5 are nulled, which correspond to suppressing the third and fifth harmonics. For the seventh and ninth harmonics [see Fig. 6(b) ], however, the corresponding signature vectors are completely aligned with s 1 . As a result, h ana fails to suppress the seventh and ninth harmonics. In the presence of mismatches, the third signature vector, for example, is not s 3 but s 3 , as shown in Fig. 6(c) . Since h ana is no longer orthogonal to s 3 , the conventional HRM fails to suppress the third harmonic. To attenuate s 3 , h ana must also readjust to maintain orthogonality. An important observation from this geometric perspective is that to suppress the interferer in the presence of gain and phase mismatches, h ana is dependent on the specific harmonic interferer to suppress and is not a fixed value as in the conventional HRM. Unlike existing analog HRM, the proposed MMSE equalizer, derived in the following section, adaptively finds an equalizer vector h MMSE that is (approximately) orthogonal to an arbitrary interferer while being mindful of the desired signature vector so that the overall MMSE is minimized. The MMSE equalizer is illustrated in Fig. 6(d) , where s b corresponds to one of the harmonic interferer signature vectors. Denoting the signature vector of the bth LO interferer in the presence of gain and phase mismatches by s b , the adaptive MMSE equalizer h M M S E remains (approximately) orthogonal to s b , as shown in Fig. 6(e) .
When two strong harmonic interferers with signature vectors s b 1 and s b 2 are present as shown in Fig. 6(f) , the equalizer does not have sufficient degrees of freedom to be orthogonal to both interferers. As the equalizer employs effectively 8 LO phases (i.e., two sets of four LO phases), it has two degrees of freedom, one to recover the desired signal and the other to suppress one harmonic interferer. To suppress two LO harmonics would require one additional degree of freedom, which can be obtained by employing 12 LO phases (i.e., two sets of 6 LO phases) instead of the current 8. In general, a digital equalizer with M effective LO phases can suppress ((M/4) − 1) harmonic interferers.
C. MMSE Equalizer
The objective of the digital equalizer is to estimate the desired signal a 1 in the presence of harmonic interferers and correlated circuit noise. As the signature vector length (or equivalently, the number of ADCs) is less than the number of interferers 2K , the interferers in general cannot be completely suppressed. In fact, given that the signature vector is of length four, only one interferer (and its corresponding image signal) can be completely nulled. The MMSE equalizer, however, attempts to estimate a 1 in the MMSE sense regardless of the number of interferers.
The MMSE estimate of a 1 , which is given by a 1 = h H MMSE y, where superscript H denotes the conjugatetranspose operation and h MMSE is the MMSE equalizer, can be shown to be [11] h MMSE = R −1 y s 1 (6) where R y = E[ y y T ]. The covariance matrix R y in (6) captures the second-order statistics of the harmonic interferers and the noise correlation among the differential polyphase paths, enabling the equalizer weights to vary according to the operating environment. By contrast, the polyphase weights in a conventional analog HRM are fixed. The signature vector of the desired signal s 1 in (6) can be readily estimated a priori via calibration. As the covariance matrix R y is unknown in practice, it can be estimated by averaging L recently received samples, that is
IV. CIRCUIT IMPLEMENTATION A dual-path 4-phase receiver is realized as shown in Fig. 7 . The primary path employs mixer-first topology, while the secondary path is a Gm-first topology. The RF front-end and baseband blocks are implemented on-chip, while the adaptive digital equalizer is realized off-chip. Each path has separate frequency divider to generate four non-overlapping multiphase clocks from a master clock operating at 2 f LO . The LO generation circuit is shown in Fig. 8 . The divider employs 2 current mode logic D-flip flops in parallel feedback to generate four phases with 90°phase shift and 50% duty cycle. The output of the divider is buffered and ANDed with LO signal to generate four phases with 25% duty cycle. The non-overlapping clocks are dc level shifted before feeding to the passive mixers. The LO generation circuit is designed to provide low phase noise in order to prevent reciprocal mixing due to out-of-band interferers. The simulated phase noise is −165 dBc/Hz at 10 MHz offset from a 0.5 GHz master clock, which is sufficiently low.
The primary path is a mixer-first topology including two parallel identical I and Q paths. The mixer first receiver provides a highly linear downconversion path along with wideband input matching tunable with LO frequency. The out-of-band interferers will be attenuated at the input of the receiver as a result of the virtual upconverted bandpass filter.
One differential polyphase path of the mixer-first receiver including the RF front-end, baseband amplifier, and first-order RC low-pass filter is shown in Fig. 9 . In this circuit, passive mixers are followed by a one-stage differential amplifier in series with a low-pass filter. Since harmonic cancellation happens after digitization, the baseband stage must handle strong harmonic interferers. The baseband circuits are designed with thick oxide transistors biasing with a 2.5 V supply to provide high output voltage swing. The input impedance of the receiver is tuned by a 5-bit programmable feedback resistor ranging from 2 to 16 k . As the resistor noise is divided by the open-loop gain of the baseband amplifiers, the resistor noise contribution is correspondingly reduced. The input bandwidth at the RF node is tuned by a 6-bit shunt capacitor ranging from 2 pF up to 126 pF. A voltage buffer at the amplifier output drives the feedback parallel RC. In order to reduce the flicker noise of the baseband amplifiers, pMOS transistors with long channels are used for the input pair.
The secondary path, which employs a Gm-first topology, provides a unilateral feedforward path for nonuniform phase spacing as well as noise cancellation. A separate frequency divider is designated to the secondary path. The phase difference between LO sources is controlled by an external phase shifter, which can be implemented on-chip as a tunable delay line [19] . The Gm cell at the receiver input minimizes coupling from the secondary path to the primary path. The virtual bandpass filter generated by the mixer-first primary path attenuates the out-of-band interferers at the input of the secondary path by about 15 dB. The Gm cell is a CMOS inverter with the passive downconversion paths serving as the resistor load. The output impedance of the transconductance is designed to be less than 10 in order to reduce the voltage swing at the Gm cell output, resulting in improved linearity of the secondary path. The I and Q downversion paths of the secondary path are the same as Fig. 9 with modest differences in biasing and RC values.
The output of both paths are buffered then sent off-chip for digitization using differential ADCs (digital sampling oscilloscope). The sampled signals are adaptively weighted and combined using the MMSE equalizer to estimate the desired signal in the presence of LO interferer(s). The estimate of R y is obtained based on (7) and requires ten real multiplications per baseband sampling period. Matrix inversion of R y in (6) is performed at the cost of O(4 3 ) real multiplications. As h MMSE needs to be updated only intermittently when the harmonic HRR for different LO phase offsets between the primary and secondary paths (φ). interferer statistics change, the matrix inversion is performed only when necessary. Consequently, the digital complexity is dominated by the 10 real multiplications in updating R y , which is quite modest [20] .
V. MEASUREMENT RESULTS
The dual-path 4-phase receiver prototype is fabricated in a 130 nm CMOS process. The chip photograph is shown in Fig. 10 , which occupies 1.3 mm × 1.3 mm, including bondpads and has an active area of 1 mm 2 . The dual metalinsulator-metal (MIM) capacitors with a capacitor density of 4.1 fF/μm 2 is employed to reduce area. The manufactured die is wirebonded to a 48-lead 6 × 6 mm quad-flat no-leads (QFN) package. The packaged IC is then assembled into a four-layer FR4 PCB. The wirebond and package parasitics are electromagnetic simulated and considered in the design. Fig. 11 shows the measurement setup and also an openmolded photograph of the IC wirebonded to the package. Two LO sources with tunable phase difference are applied to the primary and secondary paths. The switch caps and resistors are controlled by an NI board (NI PXIe-1037). The output of both paths is sampled using digital real time oscilloscope (MSO8140A) and the collected data are processed in MATLAB on a PC. The impact of off-chip components including baluns (Picosecond 5310A), splitters (Mini-Circuits ZFRSC-42-S+), and amplifiers (Mini-Circuits ZHL-32A+) are deembedded during the measurement process. The LO generation circuits and Gm cell are supplied by 1.2 V, while baseband amplifiers are supplied by 2.5 V. The Gm cell consumes 5 mA and the four op-amps consume 13 mA. The measured current consumption of dividers varies between 4 and 14 mA depending on the operation frequency.
In Fig. 12 , the HRR for harmonics up to 11th as a function of phase offset between two paths is plotted. In this measurement, the LO frequency is set to 150 MHz, the lowest measured operational frequency of the receiver.
The desired signal tone is at 151 MHz and the mth LO harmonic interferer tone is situated at (150m + 1) MHz. The power of desired signal is −70 dBm, while the power of interferer is set to be −30 dBm. Using the estimated h MMSE , the conversion gains of the desired signal and harmonic interferer tones are separately measured by themselves to compute the HRR. As shown in Fig. 12 , varying the phase offset between the primary and secondary paths cause the HRR performance to vary with the optimum occurring when the phase offset is 67.5°, which results in an HRR of >75 dB for all measured harmonics. As evident from Fig. 12 , the proposed receiver HRR is not sensitive to the phase offset between the two paths, achieving HRR that exceeds 60 dB for all LO harmonics regardless of the phase offset value. This insensitivity results because the signature vector of all the harmonics are sufficiently different (i.e., the signature vector of the desired signal and the LO interferers are not aligned) due to the delay in the Gm cell and LO gain/phase mismatches.
The NF is measured using the "Y-factor" method. The "hot temperature" noise source is employed to estimate h MMSE , which was then used to compute Y-factor and NF. The use of MMSE equalizer improves the NF of the primary path TABLE I   COMPARISON TABLE   by 2-3 dB depending on the operation frequency of the receiver, as shown in Fig. 13 . Fig. 14(a) shows the measured out-of-band third-order intermodulation intercept point (OBIIP3) as a function of blocker offset when f RF = 1 GHz. In this measurement, two tones are applied at f RF + f and f RF + 2 f − 1 MHz, where f is varied from 10 MHz to 100 MHz. As shown in Fig. 14(a) , OBIIP3 saturates at around 14 dBm when the frequency offset exceeds 30 MHz, which is set by the baseband low-pass filter bandwidth. The OBIIP3 of the primary mixer-first path by itself is measured to be 5 dB higher than Fig. 14(a) . The overall dual-path OBIIP3 performance is limited by the secondary path nonlinearity arising from the Gm cell.
The blocker NF (BNF) plot is presented in Fig. 14(b) . In this measurement, the blocker is located 80 MHz away from the desired signal at 1 GHz. The BNF increases from 3.1 to 8 dB when the blocker power is swept from −50 to 0 dBm. The BNF degrades with blocker power because of receiver desensitization. The small signal in-band gain reduction as a function of blocker power is shown in Fig. 14(c) . Similar to previous measurements, the blocker is located at 1.08 GHz. As presented in Fig. 14(c) , the small signal gain drops with increasing blocker power. The 3-dB gain reduction occurs when the blocker power reaches −2 dBm. The input return loss of the receiver is shown in Fig. 14(c) as a function of RF frequency. The magnitude of S 11 is less than −10 dB for operational frequency range of 0.1-1.45 GHz [ Fig. 14(d)] .
Finally, the receiver performance is summarized in Table I and compared with recently relevant published wideband receivers. This paper, which achieves >75 dB HRR up to the 11th harmonic, is the first to demonstrate that seventh and ninth harmonics can be suppressed using eight or fewer LO phases. The measured NF, area, and power consumption can be further reduced by employing more advanced CMOS processes.
VI. CONCLUSION
A wideband nonuniform dual-path receiver capable of rejecting higher order LO harmonics is implemented. Unlike the widely employed 8-phase analog HRMs, the proposed wideband receiver suppresses any of the harmonic interferers including seventh and ninth while using only four multiphase clocks. This paper also represents the first experimental validation of the proposed MMSE digital equalizer, which enables robust harmonic rejection in the presence of gain and phase mismatches. In the proposed 4-phase dual-path receiver, the MMSE equalizer minimizes the LO harmonic distortion while accounting for the noise correlation among the polyphase paths to achieve high HRR and low NF values. The proposed receiver achieves HRR > 75 dB for LO harmonic interferers up to measured 11th harmonic and 3.1 dB NF at 1 GHz RF frequency.
